Performance and Temperature Aware Floorplanning Optimization for 2D and 3D Microarchitectures
نویسندگان
چکیده
Dedicated to my family, who have always put up with me. iii ACKNOWLEDGEMENTS I would like to express my sincere gratitude to Professor Sung Kyu Lim for his guidance of my research and his patience during my studies at Georgia Tech. I would like to thank my thesis committee members, their valuable suggestions. I would like to thank all the members of GTCAD and CREST groups for their support and friendship, especially, S. Ballapuram, and Mario Vittes who helped me in many ways throughout my years at Georgia Tech. My family has always supported me in all my decisions and for that I express my deepest gratitude and love. I also would like to thank my roommate and friend Christopher Tillotson who put up with me during many stressful times.
منابع مشابه
3D thermal-aware floorplanner using a MOEA approximation
Two of the major concerns in 3D stacked technology are heat removal and power density distribution. In our work, we propose a novel 3D thermal-aware floorplanner. Our contributions include: 1. A novel multi-objective formulation to consider the thermal and performance constraints in the optimization approach. 2. Two efficient Multi-Objective Evolutionary Algorithm (MOEA) for the representation ...
متن کاملA Case for Thermal-Aware Floorplanning at the Microarchitectural Level
In current day microprocessors, exponentially increasing power densities, leakage, cooling costs, and reliability concerns have resulted in temperature becoming a first class design constraint like performance and power. Hence, virtually every high performance microprocessor uses a combination of an elaborate thermal package and some form of Dynamic Thermal Management (DTM) scheme that adaptive...
متن کاملThermal-aware 3D Microarchitectural Floorplanning
Next generation deep submicron processor design will need to take into consideration many performance limiting factors. Flip flops are inserted in order to prevent global wire delay from becoming nonlinear, enabling deeper pipelines and higher clock frequency. The move to 3D ICs will also likely be used to further shorten wirelength. This will cause thermal issues to become a major bottleneck t...
متن کامل3D Systems with On-Chip DRAM for Enabling Low-Power High-Performance Computing
Communication between the last-level caches and main memory is one of the main performance bottlenecks of today’s computer systems. 3D stacking enables integrating DRAM layers and processor cores on the same chip—improving memory bandwidth and reducing memory access time. We believe the performance increase achieved by 3D systems with on-chip DRAM can lead to high-performance system design with...
متن کاملThermal-Aware Physical Design Flow for 3-D ICs
3-D IC technologies have recently drawn great interest due to their potential performance improvement, power consumption reduction and heterogeneous components integration. One of the largest challenges in 3-D IC design is heat dissipation. In this paper we propose a thermal-aware physical design process for 3-D ICs, including floorplanning (3DFP-T), placement (T3Place) and routing (TMARS). Tem...
متن کامل